



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/726,922

12/02/2003

Deva N. Pattanayak

VISH-8728

8797

7590

08/22/2006

Eric J. Gash  
Wagner, Murabito & Hao LLP  
Third Floor  
Two North Market Street  
San Jose, CA 95113

EXAMINER

FENTY, JESSE A

ART UNIT

PAPER NUMBER

2815

DATE MAILED: 08/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/726,922

Applicant(s)

PATTANAYAK ET AL.

Examiner

Jesse A. Fenty

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 03 August 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-10 and 24-26 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 24-26 is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### ***Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 08/03/06 has been entered.

### ***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-6 and 8-10 are rejected under 35 U.S.C. 102(e) as being anticipated by Saito et al. (US 2004/0195618 A1).

In re claim 1, Saito (esp. Fig. 1) discloses a semiconductor device, comprising:

a drain region (11);

a body region (12a) disposed above said drain region;

Art Unit: 2815

a gate region (24a-2) disposed within said body region;

a gate insulator region (23a; Fig. 12) disposed about a periphery of said gate region;

a plurality of source regions (13a) disposed along the surface of said body region proximate a periphery of said gate insulator region;

wherein a first portion of said gate region (24a-1) and a first portion of said gate insulator region are formed as a substantially parallel elongated structure;

wherein a second portion of said gate region (24a-2) and a second portion of said gate insulator region are formed as a normal-to-parallel structure;

wherein a first portion of said drain region overlaps said parallel structure; and

wherein a second portion of said drain region is separated from (by semiconductor region 14B) said normal-to-parallel structure.

In re claim 2, as best understood, Saito discloses the device of claim 1, wherein said device provides a low (decreased) gate-to-drain capacitance (section [0072], lines 13-17). The "on resistance," as best understood is comparable to that of the instant application based on the similarity of structure between the Saito structure and that of Applicant's Prior Art (Fig. 2), described on pp. 6, lines 8-12) of Applicant's specification.

In re claim 3, Saito discloses the device of claim 1, wherein said closed cell MOSFET provides a reduced gate-to-drain capacitance gate-to-source capacitance ratio. This claim is met by the prior art Saito for the same reasons as the instant application, in that a low gate-to-drain capacitance will product a high gate-to-source capacitance (Applicant's specification pp. 15, lines 5-6). This, in turn, produces the

claimed reduced ratio (pp. 15, lines 11-13). There is no reason why this same result will not be present with the structure of the prior art Saito.

In re claim 4, Saito discloses the device of claim 1, wherein said overlap of said first portion of said drain region and said parallel elongated structure comprises an extension of said drain region.

In re claim 5, Saito discloses the device of claim 1, wherein said separation of said second portion of said drain region and said normal-to-parallel elongated structure comprises a well (14B) of said body portion.

In re claim 6, Saito discloses the device of claim 1, wherein said body region (12a) and said plurality of source regions (13a) are electrically coupled together.

In re claim 8, Saito discloses the device of claim 1, wherein said drain region comprises:

a first drain portion (15) having a high doping concentration (section [0083], line 5); and

A second drain portion (11), having a low doping concentration (section [0083]), line 8), disposed between said body region (12) and said first drain region.

In re claim 9, Saito discloses the device of claim 8. The limitation, "wherein said second drain portion increases ... TMOSFET" is a recitation of the intended use of the claimed device. Terms that simply set forth the intended use, a property inherent in or a function, do not differentiate the claimed composition of these elements from those known to prior art.

In re claim 10, Saito discloses the device of claim 8, wherein

said first portion of said drain region comprises a heavily n-doped semiconductor;  
and  
said second portion of said drain region comprises a lightly n-doped semiconductor.

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Saito as applied to claim 1 above, and further in view of Darwish et al. (US 2003/0062570 A1).

In re claim 7, Saito discloses the device of claim 1, wherein;

said drain region (11, 15) comprises an n-doped semiconductor (section [0082], lines 3-4);

said body region (12) comprises a p-doped semiconductor (section [0080]);

said gate insulator region (23a) comprises an oxide (section [0081]);

said plurality of source regions (13a) comprises a heavily n-doped semiconductor (section [0079], line 13), but does not expressly disclose said gate region comprising a heavily doped n-doped semiconductor. Darwish (esp. Fig. 3) discloses a heavily doped semiconductor polysilicon region (14) filling the gate trench (section [0024]). Darwish does not expressly disclose said gate layer comprising an N-type semiconductor.

Art Unit: 2815

However, it would have been obvious for one skilled in the art at the time of the invention to select an N-type impurity rather than a P-type impurity for the gate electrode for the purpose, for example, of enhancing the conductivity of the vertical channel region. This would be the obvious choice because both the source and drain regions are also N-type.

### ***Allowable Subject Matter***

Claims 24 – 26 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: The semiconductor device comprising at least a closed cell trench MOSFET therein comprising a plurality of open gate-drain regions arranged in a first plurality of parallel regions; and a plurality of closed gate-drain regions arranged in a second plurality of parallel regions normal to said open gate-drain regions is neither anticipated nor obvious over the prior art of record.

### ***Response to Arguments***

Applicant's arguments filed 08/03/06 have been fully considered and are persuasive regarding claims 24-26, but they are not persuasive regarding claims 1-10.

Applicant has included an affidavit to attempt to overcome the reference of Saito ('618). Applicant's affidavit is only persuasive regarding claims 24 – 26, not claims 1-10. Per applicant's specification and drawings, examiner sees two main embodiments

Art Unit: 2815

representing the two sets of claims, (1 – 10) and (24 – 26). Claims (1 – 10) correspond to application Fig. 4. Claims (24 – 26) correspond to application Fig. 3A.

Turning to the affidavit of record, Fig. 5 of the affidavit is a close approximation of application Fig. 3A and is sufficient to show conception and reduction to practice of that embodiment. However, there is no corresponding drawing figure or explanation that corresponds to application Fig. 4. Fig. 4 of the application shows the P region (430) completely surrounding the gate region (422). No such disclosure or explanation is depicted in applicant's affidavit.

For these reasons, the affidavit is only deemed persuasive regarding claims 24 – 26, which correspond to application Fig. 3A and affidavit Fig. 5, but not to claims 1 – 10, because applicant does not show conception or reduction to practice of the embodiment shown in Fig. 4 in the affidavit filed 08/03/06.

### ***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jesse A. Fenty whose telephone number is 571-272-1729. The examiner can normally be reached on M-F 5/4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.



Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Jesse A. Fenty